Half Adder in Digital Logic
Half adder is a combinational circuit that adds two one-bit numbers and generates sum and carry as an output

4 steps that involved to construct any combinational circut:
- Decide how many number of input lines and output lines required for the circuit.
- Construct the truth table according to number of input and output lines in which output as a function of input.
- Minimize the function using K-maps.
- Finally design the circuit by logical gates.
Step 1: Deciding number of input line and output lines for the hald-adder circuit:
Step2: constructing Truth Table for Half-Adder:
Step3: Now, you can construct k-map or you can write directly final boolean equation using min-terms of above truth table.
Step4: design the circuit by logical gates.
Therefore , to design half Adder we need 1 XOR gate and 1 AND gate
Questions
1. How many minimum number of NAND gates are required to realise half Adder circut?
ans:
2. How many minimum NOR gates are required to realise half-adder circuit?
What's Your Reaction?






